( en | de | ru )

 

Disambiguation of "Asada, Kunihiro"

Author of the publication

copydeleteadd this publication to your clipboard
Analytical design optimization of sub-ranging ADC based on stochastic comparator.

, , , and . DATE, page 517-522. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kunihiro Jojima

 

Other publications of authors with the same name

Fully automated PLL compiler generating final GDS from specification., and . ISQED, page 437-442. IEEE, (2016)3.5-Gb/s extended frequency range wave-pipeline PRBS Generator in 0.18-μm CMOS., , and . ICECS, page 526-529. IEEE, (2007)Datapath Delay Distributions for Data/Instruction against PVT Variations in 90nm CMOS., , , and . ICECS, page 154-157. IEEE, (2007)Pre-conditioning Free Footless DCVSL for High-performance Datapaths., , and . ICECS, page 1053-1056. IEEE, (2006)4-Gb/s low-power PRBS Generator with wave-pipeline technique in 0.18-μm CMOS., , and . ICECS, page 1007-1010. IEEE, (2006)Experimental demonstration of stochastic comparators for fine resolution ADC without calibration., , , , and . ICECS, page 29-32. IEEE, (2016)All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter., , , , and . ASP-DAC, page 79-80. IEEE, (2011)Low Power Micoprocessors for Comparative Study on Bus Architecture and Multiplexer Architecture., , and . ASP-DAC, page 323-324. IEEE, (1998)A smart position sensor for 3-D measurement., , , and . ASP-DAC, page 21-22. ACM, (2001)One week TAT of 0.8μm CMOS gate array with analog elements for educational exercise., , , and . EWME, page 1-3. IEEE, (2016)