( en | de | ru )

 

Disambiguation of "Ruiz, Valentín Valero"

Author of the publication

copydeleteadd this publication to your clipboard
On non-decidability of reachability for timed-arc Petri nets.

, , and . PNPM, page 188-196. IEEE Computer Society, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alejandro Valero

Silvia Valero

Jose Miguel Ruiz

José Francisco Ruíz Borge

Margarita Ruiz Kolb

 

Other publications of authors with the same name

A congruence relation for sPBC., , , and . Formal Methods Syst. Des., 32 (2): 85-128 (2008)Decidability of Properties of Timed-Arc Petri Nets., , and . ICATPN, volume 1825 of Lecture Notes in Computer Science, page 187-206. Springer, (2000)Obtaining Probabilistic Dynamic State Graphs for TPPAL Processes., , , , and . Australian Software Engineering Conference, page 118-127. IEEE Computer Society, (2005)Decidability of the strict reachability problem for TPN's with rational and real durations., , and . PNPM, page 56-65. IEEE Computer Society, (1993)Applying Timed-Arc Petri Nets to improve the performance of the MPEG-2 Encoding Algorithm., , , , and . MMM, page 49-56. IEEE Computer Society, (2004)Introducing the Iteration in sPBC., , , and . FORTE, volume 3235 of Lecture Notes in Computer Science, page 292-309. Springer, (2004)A Sound and Complete Proof System for Probabilistic Processes., , and . ARTS, volume 1231 of Lecture Notes in Computer Science, page 340-352. Springer, (1997)A Coloured Petri Net Approach to Model and Analyse Stateful Workflows Based on WS-BPEL and WSRF., , , and . SEFM Workshops, volume 8938 of Lecture Notes in Computer Science, page 389-404. Springer, (2014)Model-checking verification of publish-subscribe architectures in web service contexts., , , and . SAC, page 1688-1695. ACM, (2015)A simulation tool of parallel architectures for digital image processing applications based on DLX processors., , , and . ICIP (3), page 448-451. IEEE Computer Society, (1995)