Author of the publication

A burst-mode clock and data recovery circuit with two symmetric quadrature VCO's.

, , , and . IEICE Electron. Express, 13 (24): 20161086 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.32-2.7 Gb/s Reference-Less Continuous-Rate Clock and Data Recovery Circuit With Unrestricted and Fast Frequency Acquisition., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2347-2351 (2021)Design of a third-order delta-sigma TDC with error-feedback structure., , , and . IEICE Electron. Express, 16 (3): 20181064 (2019)A 1.62/2.7/5.4Gbps clock and data recovery circuit for DisplayPort 1.2., , , , , , and . SoCC, page 57-60. IEEE, (2012)A 0.42-3.45 Gb/s Referenceless Clock and Data Recovery Circuit With Counter-Based Unrestricted Frequency Acquisition., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (6): 974-978 (2020)Eye-open monitor using two-dimensional counter value profile., , , , , and . IEICE Electron. Express, 16 (21): 20190601 (2019)A burst-mode clock and data recovery circuit with two symmetric quadrature VCO's., , , and . IEICE Electron. Express, 13 (24): 20161086 (2016)A 8.7mW 5-Gb/s clock and data recovery circuit with 0.18-µm CMOS., , , , and . ISCAS, page 2329-2332. IEEE, (2014)A high-speed adaptive linear equalizer with ISI level detection using periodic training pattern., , , , and . ISOCC, page 419-422. IEEE, (2012)An Overhead-Reduced Key Coding Technique for High-Speed Serial Interface., , , and . IEEE Access, (2022)