( en | de | ru )

 

Disambiguation of "Emeretlis, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA implementation of a MIMO DFE IN 40 GB/S DQPSK optical links.

, , , , , , and . EUSIPCO, page 1581-1585. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas

Andreas Sarcletti

Die Bedeutung von Praktika und studentischen Erwerbstätigkeiten für den Berufseinstieg.. Uni Bamberg, (2009)

Andreas Ströhl

Die Geste Mensch: Vilém Flussers Kulturtheorie als kommunikationsphilosophischer Zukunftsentwurf. Uni Marburg, (2009)

Andreas Nerlich

Lebensumstände und Krankheiten einer mittelalterlich bis neuzeitlichen Bevölkerung Südddeutschlands: paläopathologische Untersuchungen. Uni München, (2009)

Andreas Edelmann

Direkte Empfindlichkeitsprüfung von Bakterien aus positiven Blutkulturen: genügt die Zuverlässigkeit der Agardiffusionsmethode den klinischen Anforderungen?. Uni Ulm, (2009)
 

Other publications of authors with the same name

40 Gb/s FPGA implementation of a reduced complexity volterra DFE for DQPSK optical links., , , , , and . ICTON, page 1-4. IEEE, (2015)Task graph mapping and scheduling on heterogeneous architectures under communication constraints., , , , and . SAMOS, page 239-244. IEEE, (2017)FPGA Implementations for Volterra DFEs., and . Panhellenic Conference on Informatics, page 23:1-23:5. ACM, (2014)A Hybrid ILP-CP Model for Mapping Directed Acyclic Task Graphs to Multicore Architectures., , , and . IPDPS Workshops, page 176-182. IEEE Computer Society, (2014)A Logic-Based Benders Decomposition Approach for Mapping Applications on Heterogeneous Multicore Platforms., , , and . ACM Trans. Embed. Comput. Syst., 15 (1): 19:1-19:28 (2016)Static Mapping of Applications on Heterogeneous Multi-Core Platforms Combining Logic-Based Benders Decomposition with Integer Linear Programming., , , and . ACM Trans. Design Autom. Electr. Syst., 23 (2): 26:1-26:24 (2018)A Multi-stage Hybrid Approach for Mapping Applications on Heterogeneous Multi-core Platforms., , , and . VLSI-SoC, page 1-6. IEEE, (2022)A hybrid approach for mapping and scheduling on heterogeneous multicore systems., , , and . SAMOS, page 360-365. IEEE, (2016)High-performance FPGA implementations of volterra DFEs for optical fiber systems., , and . ReConFig, page 1-8. IEEE, (2014)Mapping DAGs on Heterogeneous Platforms Using Logic-Based Benders Decompostion., , , and . ISVLSI, page 119-124. IEEE Computer Society, (2015)