Author of the publication

Architectural design and analysis toolbox to implement shortest path algorithms in hardware.

, , , and . ISCAS (3), page 224-227. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Algorithms for Reconfiguring NoC-Based Fault-Tolerant Multiprocessor Arrays., , , and . Journal of Circuits, Systems, and Computers, 28 (7): 1950111:1-1950111:24 (2019)Algorithmic aspects of graph reduction for hardware/software partitioning., , , , and . J. Supercomput., 71 (6): 2251-2274 (2015)Dynamically Growing Neural Network Architecture for Lifelong Deep Learning on the Edge., , , , and . FPL, page 262-268. IEEE, (2020)A Lightweight Detection Algorithm For Collision-Optimized Divide-and-Conquer Attacks., , , , and . IEEE Trans. Computers, 69 (11): 1694-1706 (2020)Adaptive Window Strategy for High-Speed and Robust KLT Feature Tracker., , , and . PSIVT, volume 9431 of Lecture Notes in Computer Science, page 355-367. Springer, (2015)Rapid estimation of DSPs utilization for efficient high-level synthesis., , and . DSP, page 1261-1265. IEEE, (2015)High-throughput image rotation using sign-prediction based redundant cordic algorithm., , and . ICIP, page 2833-2836. IEEE, (2004)Efficient management of custom instructions for run-time reconfigurable instruction set processors., , and . FPT, page 261-264. IEEE, (2006)FPGA-aware techniques for rapid generation of profitable custom instructions., , , and . Microprocess. Microsystems, 37 (3): 259-269 (2013)Selecting profitable custom instructions for reconfigurable processors., , , , and . J. Syst. Archit., 56 (8): 340-351 (2010)