Author of the publication

Capacitive voltage multipliers: a high efficiency method to generate multiple on-chip supply voltages.

, and . ISCAS (1), page 508-511. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel noise optimization design technique for radio frequency low noise amplifiers., , and . ISCAS (1), page 209-212. IEEE, (2003)A throughput-agnostic 11.9-13.6GOPS/mW multi-signal classification SoC for cognitive radios in 40nm CMOS., , , , , , and . VLSIC, page 150-. IEEE, (2015)Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%)., and . ISCAS, page 1975-1978. IEEE, (2010)Analysis and gain design of an integrated quadrature mixer with improved noise and image rejection., and . ISCAS (4), page 786-789. IEEE, (2001)Frequency-Hopped Quadrature Frequency Synthesizer in 0.13-mum Technology., , and . IEEE J. Solid State Circuits, 46 (9): 2021-2032 (2011)Design of Low Power Integrated Radios for Emerging Standards, and . Springer, (2020)A 455-Mb/s MR preamplifier design in a 0.8-μm CMOS process.. IEEE J. Solid State Circuits, 36 (6): 862-872 (2001)System-level design for test of fully differential analog circuits., , and . IEEE J. Solid State Circuits, 31 (10): 1526-1534 (1996)A 1GHz signal bandwidth 4-channel-I/Q polyphase-FFT filter bank., and . ESSCIRC, page 355-358. IEEE, (2016)A 2.4GHz IEEE 802.15.6 Compliant 1.52nJ/bit TX & 1.32nJ/bit RX Multiband Transceiver for Low Power Standards., and . ICECS, page 821-824. IEEE, (2018)