Author of the publication

Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits.

, , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (5): 339-343 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Iterative reconstruction for pet scanners with continuous scintillators., , , , , , and . EMBC, page 2259-2262. IEEE, (2015)Hermite Polynomial Characterization of Heartbeats with Graphics Processing Units., , , and . IWBBIO, page 527-538. Copicentro Editorial, (2014)Optimized Synthesis of DSP Cores Combining Logic-based and Embedded FPGA Resources., , , and . SoC, page 1-4. IEEE, (2006)A Generator of High-Speed Floating-Point Modules., , , and . FCCM, page 306-307. IEEE Computer Society, (2004)SQNR estimation of non-linear fixed-point algorithms., , , and . EUSIPCO, page 522-526. IEEE, (2010)Fixed-point refinement of OFDM-based adaptive equalizers: An heuristic approach., , , and . EUSIPCO, page 1353-1356. IEEE, (2004)Analysis of limit cycles by means of affine arithmetic computer-aided tests., , , and . EUSIPCO, page 991-994. IEEE, (2004)Image processing for Cellular tomography using soft X-rays., , , , , , , , , and . ISBI, page 1322. IEEE, (2012)Witelo: Automated generation and timing characterization of distributed-control macroblocks for high-performance FPGA designs., , and . Integr., (2019)Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs., , , , and . Int. J. Reconfigurable Comput., (2009)