Author of the publication

A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS.

, , , , , , and . IEEE J. Solid State Circuits, 52 (2): 448-459 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Efficient Sinusoid-Like Pseudo Random Sequence Modulator/Demodulator System With Reduced Adjacent Channel Leakage and High Rejection to Random and Systematic Interference., , , and . IEEE Trans. Circuits Syst., 67-I (11): 3790-3803 (2020)Design Techniques to Improve Blocker Tolerance of Continuous-Time ΔΣ ADCs., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (1): 54-67 (2015)A 3-6-GHz Highly Linear I-Channel Receiver With Over +3.0-dBm In-Band P1dB and 200-MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio Applications., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (8): 3134-3147 (2019)An enhanced adaptive Q-tuning scheme for a 100-MHz fully symmetric OTA-based bandpass filter., , and . IEEE J. Solid State Circuits, 38 (4): 585-593 (2003)When Less Is More ... Few Bit ADCs in RF Systems., , , , , and . IEEE Access, (2019)A Fully Differential Low-Power Divide-by-8 Injection-Locked Frequency Divider Up to 18 GHz., , , and . IEEE J. Solid State Circuits, 42 (3): 583-591 (2007)Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (9): 1920-1930 (2015)An Interference-Tolerant Synchronization Scheme for Wireless Communication Systems Based on Direct Sequence Spread Spectrum., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (1): 415-427 (2022)Blocker tolerant wideband continuous time sigma-delta modulator for wireless applications., , , and . MWSCAS, page 765-768. IEEE, (2014)A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS., , , , , , and . IEEE J. Solid State Circuits, 52 (2): 448-459 (2017)