( en | de | ru )

 

Disambiguation of "Wen, Mei"

Author of the publication

copydeleteadd this publication to your clipboard
Automated Transformation of GPU-Specific OpenCL Kernels Targeting Performance Portability on Multi-Core/Many-Core CPUs.

, , , , , , , and . Euro-Par, volume 8632 of Lecture Notes in Computer Science, page 210-221. Springer, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wen-Mei Lin

Mei Minghui

Mei Wu

Yu Mei

Xiaodong Mei

 

Other publications of authors with the same name

High efficient sedimentary basin simulations on hybrid CPU-GPU clusters., , , , , and . Clust. Comput., 17 (2): 359-369 (2014)Deep Learning Research and Development Platform: Characterizing and Scheduling with QoS Guarantees on GPU Clusters., , , , , , and . IEEE Trans. Parallel Distributed Syst., 31 (1): 34-50 (2020)Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA., , , , , and . NPC, volume 10578 of Lecture Notes in Computer Science, page 100-111. Springer, (2017)Accelerated Motion Estimation of H.264 on Imagine Stream Processor., , , , , and . ICIAR, volume 3656 of Lecture Notes in Computer Science, page 367-374. Springer, (2005)Multiple-Dimension Scalable Adaptive Stream Architecture., , , and . Asia-Pacific Computer Systems Architecture Conference, volume 3189 of Lecture Notes in Computer Science, page 199-211. Springer, (2004)Accelerating 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System., , , , and . FPGA, page 117. ACM, (2019)Extending BORPH for shared memory reconfigurable computers., , , , and . FPL, page 563-566. IEEE, (2012)Poster Abstract: A Template-based Framework for Generating Network Processor in FPGA., , , , and . INFOCOM Workshops, page 1057-1058. IEEE, (2019)Embrace the Conflicts: Exploring the Integration of Single Port Memory in Systolic Array-based Accelerators., , , , and . HPCC/DSS/SmartCity/DependSys, page 133-140. IEEE, (2021)MALMM: A multi-array architecture for large-scale matrix multiplication on FPGA., , , , and . IEICE Electron. Express, 15 (10): 20180286 (2018)