( en | de | ru )

 

Disambiguation of "Holt, Jim"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic Core Allocation and Packet Scheduling in Multicore Network Processors.

, , , , and . IEEE Trans. Computers, 65 (12): 3646-3660 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

jim halo

Jim Wilenius

Jim Kallarackal

Jim Tsen

Jim Grundy

 

Other publications of authors with the same name

Evaluating Dynamic Correctness Properties of Domain Reference Architectures Using a Combination of Simulation and Model Checking., , and . SEKE, page 19-28. (2001)MINIME: Pattern-Aware Multicore Benchmark Synthesizer., , , and . IEEE Trans. Computers, 64 (8): 2239-2252 (2015)Dynamic Core Allocation and Packet Scheduling in Multicore Network Processors., , , , and . IEEE Trans. Computers, 65 (12): 3646-3660 (2016)MCC: A runtime verification tool for MCAPI user applications., , , and . FMCAD, page 41-44. IEEE, (2009)Verification and coverage of message passing multicore applications., , and . ACM Trans. Design Autom. Electr. Syst., 17 (3): 23:1-23:31 (2012)Performance evaluation of domain reference architectures., , and . SEKE, page 225-232. ACM, (2002)Early Multi-Level Software Architecture Performance Evaluations., , and . SEKE, page 561-569. (2003)Embedded Multicore Systems: Design Challenges and Opportunities., , and . Multiprocessor System-on-Chip, Springer, (2011)Enabling Iterative Software Architecture Derivation Using Early Non-Functional Property Evaluation., , and . ASE, page 172-182. IEEE Computer Society, (2002)Asymmetric scaling on network packet processors in the dark silicon era., , , , and . ANCS, page 157-167. IEEE Computer Society, (2013)