Author of the publication

A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture.

, , , and . Microelectron. J., 46 (9): 795-800 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 3.03 μW 10-BIT 200 KS/s SAR ADC IN 0.18 μM CMOS., , , , and . Journal of Circuits, Systems, and Computers, (2013)Zero-crossing distortion analysis in one cycle controlled boost PFC for Low THD., , , and . ASICON, page 661-664. IEEE, (2011)A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18~µm CMOS., , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (12): 3148-3152 (2015)A 1.33 μW 10-bit 200KS/s SAR ADC with a tri-level based capacitor switching procedure., , , , , and . Microelectron. J., 44 (12): 1132-1137 (2013)An active dry electrode ecg interface circuit for wearable sensors., , , and . Microelectron. J., (2017)A 5-GHz LC VCO with digital AAC and AFBS for 2.4 GHz ZigBee transceiver applications., , , and . Microelectron. J., 46 (6): 415-421 (2015)An encapsulated packet-selection routing for network on chip., , and . Microelectron. J., (2019)An asynchronous 12-bit 50 MS/s rail-to-rail Pipeline-SAR ADC in 0.18 μm CMOS., , and . Microelectron. J., (2016)A 0.5-V power-efficient low-noise CMOS instrumentation amplifier for wireless biosensor., and . Microelectron. J., (2016)A Reconfigurable 10-to-12-b 80-to-20-MS/s Bandwidth Scalable SAR ADC., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 51-60 (2018)