( en | de | ru )

 

Disambiguation of "Nakata, Kengo"

Author of the publication

copydeleteadd this publication to your clipboard
An automatic place-and-routed two-stage fractional-N injection-locked PLL using soft injection.

, , , , , , and . ASP-DAC, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kengo Takahama

 

Other publications of authors with the same name

FPGA-based CNN Processor with Filter-Wise-Optimized Bit Precision., , , , , and . A-SSCC, page 47-50. IEEE, (2018)Quantization Strategy for Pareto-optimally Low-cost and Accurate CNN., , , , , , and . AICAS, page 1-4. IEEE, (2021)A noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique., , , , , and . ASP-DAC, page 5-6. IEEE, (2016)Adaptive Quantization Method for CNN with Computational-Complexity-Aware Regularization., , , and . ISCAS, page 1-5. IEEE, (2021)A 28-GHz fractional-N frequency synthesizer with reference and frequency doublers for 5G cellular., , , , , , , and . ESSCIRC, page 76-79. IEEE, (2015)A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB., , , , , , , , and . IEEE J. Solid State Circuits, 51 (7): 1630-1640 (2016)An 802.11ax 4 × 4 High-Efficiency WLAN AP Transceiver SoC Supporting 1024-QAM With Frequency-Dependent IQ Calibration and Integrated Interference Analyzer., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 53 (12): 3688-3699 (2018)Live Demonstration: FPGA-Based CNN Accelerator with Filter-Wise-Optimized Bit Precision., , , , , and . ISCAS, page 1. IEEE, (2019)A 28-GHz Fractional-N Frequency Synthesizer with Reference and Frequency Doublers for 5G Mobile Communications in 65nm CMOS., , , , , , , and . IEICE Trans. Electron., 101-C (4): 187-196 (2018)A 0.0055mm2 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOI., , , , , , , , and . IEICE Trans. Electron., 99-C (6): 632-640 (2016)