( en | de | ru )

 

Disambiguation of "Chattopadhyay, Santanu"

Author of the publication

copydeleteadd this publication to your clipboard
Integrated core selection and mapping for mesh based Network-on-Chip design with irregular core sizes.

, , and . J. Syst. Archit., 61 (9): 410-422 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anupam Chattopadhyay

Santanu Sarma

Santanu Mukherjee

Dhrupadi Chattopadhyay

Santanu Pal

 

Other publications of authors with the same name

An ATE assisted DFD technique for volume diagnosis of scan chains., , , and . DAC, page 31:1-31:6. ACM, (2013)An ILP-based floorplan-aware path synthesis technique for Application-Specific NoC design., and . RAIT, page 543-548. IEEE, (2016)Confidence Based Power Aware Testing., , , and . ISED, page 62-66. IEEE, (2012)A Deep Neural Network Augmented Approach for Fixed Polarity AND-XOR Network Synthesis., , , , , and . TENCON, page 2189-2193. IEEE, (2019)Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization., , and . ISED, page 172-176. IEEE, (2012)Customizing completely specified pattern set targeting dynamic and leakage power reduction during testing., , and . Integr., 45 (2): 211-221 (2012)Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling., and . Integr., (2015)Reliability-aware application mapping onto mesh based Network-on-Chip., , and . Integr., (2018)Area Constrained Performance Optimized ASNoC Synthesis with Thermal‐aware White Space Allocation and Redistribution., , and . Integr., (2018)A hardware based low temperature solution for VLSI testing using decompressor side masking., , , and . ISCAS, page 637-640. IEEE, (2015)