( en | de | ru )

 

Disambiguation of "Ito, Hiroyuki"

Author of the publication

copydeleteadd this publication to your clipboard
An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique.

, , , , , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroyuki Tan

Hiroyuki Kobayashi

Nobutaka Ito

Takao Ito

Akio Ito

 

Other publications of authors with the same name

Need for Development of Statistical Analysis Tools of Dynamical Neuronal Code -Statistical Evaluation of Joint-PSTH.. ICONIP, page 175-178. IOA Press, (1998)Dynamical Cell Assembly Hypothesis -- Theoretical Possibility of Spatio-temporal Coding in the Cortex., , , , and . Neural Networks, 9 (8): 1303-1350 (1996)A 0.5-V 2.5-GHz high-gain low-power regenerative amplifier based on Colpitts oscillator topology in 65-nm CMOS., , , , , and . APCCAS, page 340-343. IEEE, (2014)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)An ultra-low-power RF transceiver with a 1.5-pJ/bit maximally-digital impulse-transmitter and an 89.5-μW super-regenerative RSSI., , , , , , , and . A-SSCC, page 265-268. IEEE, (2014)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , and 3 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor., , , , , and . ASP-DAC, page 23-24. IEEE, (2014)A 0.5-V 5.8-GHz low-power asymmetrical QPSK/OOK transceiver for wireless sensor network., , , , , , , , , and . ASP-DAC, page 40-41. IEEE, (2015)A Sub-1mW Class-C-VCO-Based Low Voltage PLL with Ultra-Low-Power Digitally-Calibrated ILFD in 65nm CMOS., , , , , and . IEICE Trans. Electron., 97-C (6): 495-504 (2014)Angular Resolution Improvement of Ocean Surface Current Radar Based on the Khatri-Rao Product Array Processing., , , , and . IEICE Trans. Commun., 96-B (10): 2469-2474 (2013)