Author of the publication

A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers.

, , , , , , and . DAC, page 440-445. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 400 μW 4.7-to-6.4GHz VCO under an Above-IC Inductor in 45nm CMOS., , , , and . ISSCC, page 536-537. IEEE, (2008)Flicker noise upconversion mechanisms in K-band CMOS VCOs., , , and . A-SSCC, page 1-4. IEEE, (2015)Advanced Planar Bulk and Multigate CMOS Technology: Analog-Circuit Benchmarking up to mm-Wave Frequencies., , , , , , , , , and 5 other author(s). ISSCC, page 528-529. IEEE, (2008)Digital Ground Bounce Reduction by Phase Modulation of the Clock., , , , , and . DATE, page 88-93. IEEE Computer Society, (2004)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)A 28 nm CMOS 7.04 Gsps polar digital front-end processor for 60 GHz transmitter., , , , , , , , , and . A-SSCC, page 333-336. IEEE, (2016)A Single-Package Solution for Wireless Transceivers., , , , , and . DATE, page 425-. IEEE Computer Society / ACM, (1999)An up to 36Gbps analog baseband equalizer and demodulator for mm-wave wireless communication in 28nm CMOS., , , and . CICC, page 1-4. IEEE, (2017)A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter., , , and . ESSCIRC, page 139-142. IEEE, (2011)A 54-64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between -26.5 dB and -28.8 dB in 28 nm CMOS., , , , , and . ESSCIRC, page 243-246. IEEE, (2017)