( en | de | ru )

 

Disambiguation of "Yun, Heechul"

Author of the publication

copydeleteadd this publication to your clipboard
Global Real-Time Memory-Centric Scheduling for Multicore Systems.

, , , , and . IEEE Trans. Computers, 65 (9): 2739-2751 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Heechul Ahn

Bettina Yunis

Jong-Mo Yun

Hyong-Sik Yun

Jaeman Yun

 

Other publications of authors with the same name

Dynamic Memory Bandwidth Allocation for Real-Time GPU-Based SoC Platforms., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (11): 3348-3360 (2020)Taming Non-Blocking Caches to Improve Isolation in Multicore Real-Time Systems., , and . RTAS, page 161-172. IEEE Computer Society, (2016)Deterministic Memory Abstraction and Supporting Multicore System Architecture., , , and . ECRTS, volume 106 of LIPIcs, page 1:1-1:25. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2018)Denial-of-Service Attacks on Shared Resources in Intel's Integrated CPU-GPU Platforms., and . ISORC, page 1-9. IEEE, (2022)Anytime-Lidar: Deadline-aware 3D Object Detection., , and . RTCSA, page 31-40. IEEE, (2022)On Removing Algorithmic Priority Inversion from Mission-critical Machine Inference Pipelines., , , , , , , , and . RTSS, page 319-332. IEEE, (2020)Virtual Gang Scheduling of Parallel Real-Time Tasks., , and . DATE, page 270-275. IEEE, (2021)SCE-Comm: A Real-Time Inter-Core Communication Framework for Strictly Partitioned Multi-core Processors., , , , , , and . MECO, page 1-6. IEEE, (2020)S3A: Secure System Simplex Architecture for Enhanced Security of Cyber-Physical Systems, , , , , and . CoRR, (2012)Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems.. CoRR, (2014)