Author of the publication

Optimizing SRAM bitcell reliability and energy for IoT applications.

, , and . ISQED, page 12-17. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Subthreshold SRAM: Challenges, design decisions, and solutions., , and . MWSCAS, page 321-324. IEEE, (2017)A Fully Integrated 2.7µW -70.2dBm-Sensitivity Wake-Up Receiver with Charge-Domain Analog Front-End, -16.5dB-SIR, FEC and Cryptographic Checksum., , , , , , , , and . ISSCC, page 306-308. IEEE, (2021)FAR: A 4.12μW ferro-electric auto-recovery for battery-less BSN SoCs., , , and . BioCAS, page 1-4. IEEE, (2017)Analysis and Design of an Ultra-Low-Power Bluetooth Low-Energy Transmitter With Ring Oscillator-Based ADPLL and 4 $\times$ Frequency Edge Combiner., , , , , , and . IEEE J. Solid State Circuits, 54 (5): 1339-1350 (2019)A novel technique to measure data retention voltage of large SRAM arrays., , and . ISCAS, page 65-68. IEEE, (2011)Determining the minimum energy operating point for embedded SRAM memory., and . SiPS, page 112-116. IEEE, (2011)ULP Receivers in Self-Powered Industrial loT Applications: Challenges and Prospects., , , , , , , , and . CICC, page 1-8. IEEE, (2022)A 2.19µW Self-Powered SoC with Integrated Multimodal Energy Harvesting, Dual-Channel up to -92dBm WRX and Energy-Aware Subsystem., , , , , , , , , and 6 other author(s). ISSCC, page 238-239. IEEE, (2023)An Ultra-low Power System On Chip Enabling DVS with SR Level Shifting Latches., , and . ISCAS, page 1-4. IEEE, (2018)A 6.45 μW Self-Powered SoC With Integrated Energy-Harvesting Power Management and ULP Asymmetric Radios for Portable Biomedical Systems., , , , , , , , , and 7 other author(s). IEEE Trans. Biomed. Circuits Syst., 9 (6): 862-874 (2015)