Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA High-level Synthesis versus Overlay: Comparisons on Computation Kernels.

C. Lin, Z. Jiang, C. Fu, H. So, and H. Yang. SIGARCH Comput. Archit. News, 44 (4): 92-97 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yu-Shih Lin

In vitro study of microbial carbon cycling in subseafloor sedimentsY. Lin. Uni Bremen, (2009)

Yu-Wei Lin

Yu-Fang Lin

Chang-Yu Lin

Other publications of authors with the same name

Size aware placement for island style FPGAs.J. Huang, C. Lin, Y. Liu, Z. Li, and H. Yang. FPT, page 28-35. IEEE, (2014)Operation scheduling for FPGA-based reconfigurable computers.C. Lin, N. Wong, and H. So. FPL, page 481-484. IEEE, (2009)A Network Based Functional Verification Method of IEEE 1394a PHY Core.C. Lin, S. Cao, J. An, F. Han, and Q. Fan. ISVLSI, page 245-250. IEEE Computer Society, (2008)A Model for Matrix Multiplication Performance on FPGAs.C. Lin, H. So, and P. Leong. FPL, page 305-310. IEEE Computer Society, (2011)Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform.W. Jiang, K. Zhang, C. Lin, F. Xing, and Z. Zhang. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (9): 1864-1873 (2021)A Model for Peak Matrix Performance on FPGAs.C. Lin, H. So, and P. Leong. FCCM, page 251. IEEE Computer Society, (2011)A Computationally Efficient Reconfigurable FIR Filter Architecture Based on Coefficient Occurrence Probability.R. Jia, H. Yang, C. Lin, R. Chen, X. Wang, and Z. Guo. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (8): 1297-1308 (2016)Design space exploration for sparse matrix-matrix multiplication on FPGAs.C. Lin, N. Wong, and H. So. I. J. Circuit Theory and Applications, 41 (2): 205-219 (2013)Exploring architecture parameters for dual-output LUT based FPGAs.Z. Jiang, C. Lin, L. Yang, F. Wang, and H. Yang. FPL, page 1-6. IEEE, (2014)A semi-supervised modeling approach for performance characterization of FPGA architectures.L. Yang, H. Yang, W. Li, Z. Li, Z. Huang, and C. Lin. FPL, page 1-6. IEEE, (2014)

BibSonomy

Disambiguation of "Lin, Colin Yu"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA High-level Synthesis versus Overlay: Comparisons on Computation Kernels.

Please choose a person to relate this publication to

Yu-Shih Lin

Yu-Wei Lin

Yu-Wei Lin

Yu-Fang Lin

Chang-Yu Lin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lin, Colin Yu"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML FPGA High-level Synthesis versus Overlay: Comparisons on Computation Kernels.

Please choose a person to relate this publication to

Yu-Shih Lin

Yu-Wei Lin

Yu-Wei Lin

Yu-Fang Lin

Chang-Yu Lin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

FPGA High-level Synthesis versus Overlay: Comparisons on Computation Kernels.