( en | de | ru )

 

Disambiguation of "Huang, Libo"

Author of the publication

copydeleteadd this publication to your clipboard
Memory System Design for a Multi-core Processor.

, , , , , , and . CISIS, page 601-606. IEEE Computer Society, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Libo Huang

Libo Zhang

Libo Ren

Libo Chen

Rainer Libowski

 

Other publications of authors with the same name

Holistic Routing Algorithm Design to Support Workload Consolidation in NoCs., , , , and . IEEE Trans. Computers, 63 (3): 529-542 (2014)Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support., , , , and . IEEE Trans. Computers, 61 (5): 745-751 (2012)VBON: Toward efficient on-chip networks via hierarchical virtual bus., , and . Microprocess. Microsystems, 37 (8-B): 915-928 (2013)Hierarchical Page Eviction Policy for Unified Memory in GPUs., , , , and . ISPASS, page 149-150. IEEE, (2019)CMH: compression management for improving capacity in the hybrid memory cube., , , , and . CF, page 121-128. ACM, (2018)Trace-based method for big data memory characteristics research., , , , and . ICACCI, page 1023-1027. IEEE, (2017)Efficient data management on 3D stacked memory for big data applications., , , , and . IDT, page 84-89. IEEE, (2015)Improving the Efficiency of GPGPU Work-Queue Through Data Awareness., , , and . ACM Trans. Archit. Code Optim., 14 (4): 45:1-45:22 (2017)A Current Loop Model for the Fast Simulation of Ferrofluids., , and . IEEE Trans. Vis. Comput. Graph., 29 (12): 5394-5405 (December 2023)PipeFB: An Optimized Pipeline Parallelism Scheme to Reduce the Peak Memory Usage., , , , , , and . ICA3PP, volume 13777 of Lecture Notes in Computer Science, page 590-604. Springer, (2022)