Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Luminance-Adaptive Parameter of Nonlinear Tone Compression for HDR Color Reproduction., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (3): 839-842 (2009)A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure., , , , , , , , , and 3 other author(s). ISSCC, page 510-511. IEEE, (2008)19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programming., , , , , , , , , and 35 other author(s). ISSCC, page 334-335. IEEE, (2014)A Quantitative Parameter of Nonlinear Tone Compression for HDR Color Reproduction., , and . IPCV, page 674-677. CSREA Press, (2008)7.2 A 128Gb 3b/cell V-NAND flash memory with 1Gb/s I/O rate., , , , , , , , , and 24 other author(s). ISSCC, page 1-3. IEEE, (2015)A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate., , , , , , , , , and 19 other author(s). IEEE J. Solid State Circuits, 51 (1): 204-212 (2016)An IP Traceback Mechanism against Mobile Attacker for IPv6 and PMIPv6., , , and . WISA, volume 6513 of Lecture Notes in Computer Science, page 150-159. Springer, (2010)A Fully Performance Compatible 45 nm 4-Gigabit Three Dimensional Double-Stacked Multi-Level NAND Flash Memory With Shared Bit-Line Structure., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 44 (1): 208-216 (2009)Improvement of GIDL-assisted Erase by using Surrounded BL PAD Structure for VNAND., , , , , , , , , and 4 other author(s). IMW, page 1-4. IEEE, (2023)