( en | de | ru )

 

Disambiguation of "Pasricha, Sudeep"

Author of the publication

copydeleteadd this publication to your clipboard
Analyzing voltage bias and temperature induced aging effects in photonic interconnects for manycore computing.

, , and . SLIP, page 1-8. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sudeep Kamath

Sudeep Sahadevan

Sudeep Pillai

 

Other publications of authors with the same name

HELIX: Design and synthesis of hybrid nanophotonic application-specific network-on-chip architectures., and . ISQED, page 91-98. IEEE, (2014)POSEIDON: A framework for application-specific Network-on-Chip synthesis for heterogeneous chip multiprocessors., , and . ISQED, page 182-188. IEEE, (2011)Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures., and . ISQED, page 63-68. IEEE, (2016)A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era., and . IEEE Trans. Very Large Scale Integr. Syst., 25 (2): 534-546 (2017)Run-Time Management for Multicore Embedded Systems With Energy Harvesting., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (12): 2876-2889 (2015)3-D WiRED: A Novel WIDE I/O DRAM With Energy-Efficient 3-D Bank Organization., and . IEEE Des. Test, 32 (4): 71-80 (2015)Resilience-Aware Resource Management for Exascale Computing Systems., , , and . IEEE Trans. Sustain. Comput., 3 (4): 332-345 (2018)SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures., , , and . DAC, page 81:1-81:6. ACM, (2018)Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency., , , and . DAC, page 68-71. ACM, (2008)Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors., and . CODES+ISSS, page 129-136. ACM, (2009)