( en | de | ru )

 

Disambiguation of "Davis, James J."

Author of the publication

copydeleteadd this publication to your clipboard
Knowledge is Power: Module-level Sensing for Runtime Optimisation (Abstact Only).

, , , , , and . FPGA, page 276. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

James Davis

Katherine James

Audrein James

Michael James

Rojin James

 

Other publications of authors with the same name

Logic Shrinkage: Learned Connectivity Sparsification for LUT-Based Neural Networks., , , , , , and . ACM Trans. Reconfigurable Technol. Syst., 16 (4): 57:1-57:25 (December 2023)Digit Stability Inference for Iterative Methods Using Redundant Number Representation., , , and . IEEE Trans. Computers, 70 (7): 1074-1080 (2021)KAPow: High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs., , , , , and . ACM Trans. Reconfigurable Technol. Syst., 11 (1): 2:1-2:22 (2018)KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications., , , , , and . IEEE Des. Test, 34 (6): 36-45 (2017)LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference., , , and . CoRR, (2019)Datapath fault tolerance for parallel accelerators., and . FPT, page 366-369. IEEE, (2013)Achieving low-overhead fault tolerance for parallel accelerators with dynamic partial reconfiguration., and . FPL, page 1-6. IEEE, (2014)ARCHITECT: Arbitrary-precision Hardware with Digit Elision for Efficient Iterative Compute., , , and . CoRR, (2019)Predicting antimicrobial resistance using conserved genes., , , , and . PLoS Comput. Biol., (2020)FPL Demo: Logic Shrinkage: A Neural Architecture Search-Based Approach to FPGA Netlist Generation., , and . FPL, page 470. IEEE, (2022)