Author of the publication

Sub-Threshold SRAM Design in 14 Nm FinFET Technology with Improved Access Time and Leakage Power.

, , , and . ISVLSI, page 74-79. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Coarse-Grained Reconfigurable Array Architectures., , and . Handbook of Signal Processing Systems, Springer, (2013)Dimensioning for power and performance under 10nm: The limits of FinFETs scaling., , , , , , , and . ICICDT, page 1-4. IEEE, (2015)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)A Customized Cross-Bar for Data-Shuffling in Domain-Specific SIMD Processors., , , , , , and . ARCS, volume 4415 of Lecture Notes in Computer Science, page 57-68. Springer, (2007)Bias Temperature Instability analysis of FinFET based SRAM cells., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Resolving the memory bottleneck for single supply near-threshold computing., , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Low-leakage sub-threshold 9 T-SRAM cell in 14-nm FinFET technology., , , and . Int. J. Circuit Theory Appl., 45 (11): 1647-1659 (2017)Locality optimization in a compiler for wireless applications., , , , , and . Des. Autom. Embed. Syst., 13 (1-2): 53-72 (2009)MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1075-1088 (2017)Efficient Method to Generate an Energy Efficient Schedule Using Operation Shuffling., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (2): 604-612 (2008)