( en | de | ru )

 

Disambiguation of "Mutyam, Madhu"

Author of the publication

copydeleteadd this publication to your clipboard
Block remap with turnoff: A variation-tolerant cache design technique.

, and . ASP-DAC, page 783-788. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Madhu Singh

Thati Madhusudhan

Nilesh Madhu

Ramakanth Madhugiri

Madhu Joshi

 

Other publications of authors with the same name

Minimally buffered single-cycle deflection router., , , and . DATE, page 1-4. European Design and Automation Association, (2014)Post-Model Validation of Victim DRAM Caches., , , and . ICCD, page 305-308. IEEE, (2019)SkipCache: application aware cache management for chip multi-processors., , and . IET Comput. Digit. Tech., 9 (6): 293-299 (2015)Delay-efficient bus encoding techniques., , and . Microprocess. Microsystems, 33 (5-6): 365-373 (2009)Concurrent Treaps and Impact of Locking Objects., , and . New Generation Comput., 38 (1): 187-212 (2020)Universality Results for Some Variants of P Systems., and . WMP, volume 2235 of Lecture Notes in Computer Science, page 237-254. Springer, (2000)Probabilistic Rewriting P Systems.. Int. J. Found. Comput. Sci., 14 (1): 157-166 (2003)FatCBST: Concurrent Binary Search Tree with Fatnodes., , and . HPCC/SmartCity/DSS, page 356-363. IEEE Computer Society, (2017)Scattered refresh: An alternative refresh mechanism to reduce refresh cycle time., , and . ASP-DAC, page 598-603. IEEE, (2014)Exploiting Variable Cycle Transmission for Energy-Efficient On-Chip Interconnect Design., , and . VLSI Design, page 235-241. IEEE Computer Society, (2008)