Author of the publication

Complexity Study of the Continuous Valued Number System Adders.

, , and . ISMVL, page 116-121. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient VLSI Implementation of Neural Networks With Hyperbolic Tangent Activation Function., and . IEEE Trans. Very Large Scale Integr. Syst., 22 (1): 39-48 (2014)Area-efficient robust Madaline based on continuous valued number system., and . Neurocomputing, (2014)Mixed-Signal VLSI Implementation of CVNS Artificial Neural Networks.. University of Windsor, Ontario, Canada, (2014)base-search.net (ftunivwindsor:oai:scholar.uwindsor.ca:etd-6096).7.3 A 224Gb/s 3pJ/b 40dB Insertion Loss Transceiver in 3nm FinFET CMOS., , , , , , , , , and 12 other author(s). ISSCC, page 128-130. IEEE, (2024)Area efficient low-sensitivity lumped madaline based on Continuous Valued Number System., and . ISCAS, page 2241-2244. IEEE, (2014)System-level design of low complexity CVNS feed forward neural network., and . ISCAS, page 2578-2581. IEEE, (2010)A 14-GHz Bang-Bang Digital PLL with sub-150fs Integrated Jitter for Wireline Applications in 7nm FinFET., , , , , , and . CICC, page 1-4. IEEE, (2019)An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips., and . IEEE Trans. Very Large Scale Integr. Syst., 25 (3): 894-906 (2017)CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (11): 2540-2551 (2015)8.4 A 116Gb/s DSP-Based Wireline Transceiver in 7nm CMOS Achieving 6pJ/b at 45dB Loss in PAM-4/Duo-PAM-4 and 52dB in PAM-2., , , , , , , , , and 10 other author(s). ISSCC, page 132-134. IEEE, (2021)