( en | de | ru )

 

Disambiguation of "Sehgal, Anuja"

Author of the publication

copydeleteadd this publication to your clipboard
Test infrastructure design for mixed-signal SOCs with wrapped analog cores.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (3): 292-304 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anuja Guria

Anuja Sonalker

Anuja Pramod Nagle

 

Other publications of authors with the same name

Test access mechanism for multiple identical cores., , , , and . ITC, page 1-10. IEEE Computer Society, (2009)Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs., and . IEEE Trans. Computers, 56 (1): 120-133 (2007)SOC test planning using virtual test access architectures., , and . IEEE Trans. Very Large Scale Integr. Syst., 12 (12): 1263-1276 (2004)Yield analysis for repairable embedded memories., , , , , and . ETW, page 35-40. IEEE Computer Society, (2003)Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores, , , and . CoRR, (2007)Test cost reduction for SOCs using virtual TAMs and lagrange multipliers., , , and . DAC, page 738-743. ACM, (2003)Test Data Volume Comparison: Monolithic vs. Modular SoC Testing., , , , and . IEEE Des. Test Comput., 26 (3): 25-37 (2009)Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores., , , and . DATE, page 50-55. IEEE Computer Society, (2005)IEEE P1500-Compliant Test Wrapper Design for Hierarchical Cores., , , and . ITC, page 1203-1212. IEEE Computer Society, (2004)Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs., and . ICCAD, page 88-93. IEEE Computer Society, (2005)