Author of the publication

A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC.

, , , , , , , , and . IEEE J. Solid State Circuits, 51 (8): 1826-1839 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An innovative strategy for standardized, structured, and interoperable results in ophthalmic examinations., , , , , , , , , and . BMC Medical Informatics Decis. Mak., 21 (1): 9 (2021)A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (3): 281-285 (2018)A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8 $\times$ Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration., , , , , and . IEEE J. Solid State Circuits, 54 (1): 288-297 (2019)A 40-nm CMOS 12b 120-MS/s Nonbinary SAR-Assisted SAR ADC With Double Clock-Rate Coarse Decision., , and . IEEE Trans. Circuits Syst., 67-II (12): 2833-2837 (2020)An Input-buffer Embedding Dual-residue Pipelined-SAR ADC with Nonbinary Capacitive Interpolation., , , , , and . A-SSCC, page 1-3. IEEE, (2021)A 4th-order CT I-DSM with Digital Noise Coupling and Input Pre-conversion Method for Initialization., , , , and . A-SSCC, page 1-3. IEEE, (2021)Compact Mixed-Signal Convolutional Neural Network Using a Single Modular Neuron., , and . IEEE Trans. Circuits Syst., 67-I (12): 5189-5199 (2020)A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC., , , , , , , , and . IEEE J. Solid State Circuits, 51 (8): 1826-1839 (2016)MixedNet: Network Design Strategies for Cost-Effective Quantized CNNs., , and . IEEE Access, (2021)A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration., , and . IEEE J. Solid State Circuits, 56 (9): 2691-2700 (2021)