Author of the publication

A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC.

, , , , , , , , and . IEEE J. Solid State Circuits, 51 (8): 1826-1839 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 40nm CMOS 12b 200MS/s Single-amplifier Dual-residue Pipelined-SAR ADC., , , and . VLSI Circuits, page 72-. IEEE, (2019)A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability., , , , and . IEEE J. Solid State Circuits, 55 (10): 2660-2669 (2020)A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (9): 1154-1158 (2018)A 6-bit 10-GS/s 63-mW 4x TI time-domain interpolating flash ADC in 65-nm CMOS., , , , and . ESSCIRC, page 323-326. IEEE, (2015)A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC., , , , , , , , and . IEEE J. Solid State Circuits, 51 (8): 1826-1839 (2016)A 40-nm CMOS 7-b 32-GS/s SAR ADC With Background Channel Mismatch Calibration., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (4): 610-614 (2020)A 65 nm 0.08-to-680 MHz Low-Power Synthesizable MDLL With Nested-Delay Cell and Background Static Phase Offset Calibration., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (3): 281-285 (2018)A Reference-Free Temperature-Dependency-Compensating Readout Scheme for Phase-Change Memory Using Flash-ADC-Configured Sense Amplifiers., , , , , , , , and . IEEE J. Solid State Circuits, 54 (6): 1812-1823 (2019)Normalized-Full-Scale-Referencing Digital-Domain Linearity Calibration for SAR ADC., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (2): 322-332 (2017)A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling., , , , , , , , and . IEEE J. Solid State Circuits, 53 (4): 1139-1148 (2018)