Author of the publication

Hardware architecture for large parallel array of Random Feature Extractors applied to image recognition.

, , , and . Neurocomputing, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Development of Standards (HL7 V3) Based Enterprise Architecture for Public Health Programs Integration at the County of Los Angeles., , , , , and . IJHISI, 2 (2): 53-66 (2007)Robust doublet STDP in a floating-gate synapse., and . IJCNN, page 4296-4301. IEEE, (2014)Above Threshold pFET InjectionModeling intended for ProgrammingFloating-Gate Systems., , and . ISCAS, page 1557-1560. IEEE, (2007)Hardware and software infrastructure for a family of floating-gate based FPAAs., , , , , , , , and . ISCAS, page 2794-2797. IEEE, (2010)Dynamics of a Logarithmic Transimpedance Amplifier., , and . ISCAS, page 1673-1676. IEEE, (2007)Hardware architecture for large parallel array of Random Feature Extractors applied to image recognition., , , and . Neurocomputing, (2017)Domain Wall Motion-based XOR-like Activation Unit With A Programmable Threshold., , , , and . IJCNN, page 1-8. IEEE, (2018)Guest Editorial Low-Power, Adaptive Neuromorphic Systems: Devices, Circuit, Architectures and Algorithms., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (1): 1-5 (2018)Live Demonstration: Autoencoder-Based Predictive Maintenance for IoT., , , , and . ISCAS, page 1. IEEE, (2019)DELTRON: Neuromorphic architectures for delay based learning., , , and . APCCAS, page 304-307. IEEE, (2012)