( en | de | ru )

 

Disambiguation of "Wakabayashi, Shin'ichi"

Author of the publication

copydeleteadd this publication to your clipboard
A Systolic Algorithm for the Quadratic Assignment Problem and its FPGA Implementation.

, , and . FPT, page 261-264. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin'ichi Yuasa

Hidehiko Wakabayashi

Yoshiko Wakabayashi

Shin'ichi Kameyama

 

Other publications of authors with the same name

An MCM Routing Algorithm Considering Crosstalk., , , and . ISCAS, page 211-214. IEEE, (1995)A Timing-Driven Global Routing Algorithm with Pin Assignment, Block Reshaping, and Positioning for Building Block Layout., and . ASP-DAC, page 577-583. IEEE, (1998)FPGA implementation of tabu search for the quadratic assignment problem., , and . FPT, page 269-272. IEEE, (2006)An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating., , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2014)A coterie-based mutual exclusion algorithm for distributed systems allowing multiple process failures at arbitrary time., , and . Syst. Comput. Jpn., 33 (12): 87-96 (2002)Genetic algorithm accelerator GAA-II., , , , and . ASP-DAC, page 9-10. ACM, (2000)A Clustering Method Using an Irregular Size Cell Graph., , , and . RIDE, page 19-26. IEEE Computer Society, (2005)Adapting Parameters Based on Pedigree of Individuals in a Genetic Algorithm, , and . Genetic Programming 1998: Proceedings of the Third Annual Conference, page 510--517. University of Wisconsin, Madison, Wisconsin, USA, Morgan Kaufmann, (22-25 July 1998)A timing-driven placement algorithm with the Elmore delay model for row-based VLSIs., , , , and . Integr., 24 (1): 53-77 (1997)A timing-driven floorplanning algorithm with the Elmore delay model for building block layout., and . Integr., 27 (1): 57-76 (1999)