Author of the publication

Investigation of Transient Fault Effects in an Asynchronous NoC Router.

, , , and . PDP, page 540-545. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multiple Upsets Tolerance in SRAM Memory., , and . ISCAS, page 365-368. IEEE, (2007)IRHT: An SDC detection and recovery architecture based on value locality of instruction binary codes., , and . Microprocess. Microsystems, (2020)HVD: horizontal-vertical-diagonal error detecting and correcting code to protect against with soft errors., , , , , and . Des. Autom. Embed. Syst., 15 (3-4): 289-310 (2011)Fault injection into SRAM-based FPGAs for the analysis of SEU effects., , , and . FPT, page 428-430. IEEE, (2003)Mitigation of soft errors in SRAM-based FPGAs using CAD tools., and . Comput. Electr. Eng., 37 (6): 1019-1031 (2011)Hierarchical Binary Set Partitioning in Cache Memories., and . J. Supercomput., 31 (2): 185-202 (2005)Performance modeling of n-dimensional mesh networks., , , , , and . Perform. Evaluation, 67 (12): 1304-1323 (2010)Mitigating soft errors in SRAM-based FPGAs by decoding configuration bits in switch boxes., , and . Microelectron. J., 42 (1): 12-20 (2011)DFTS: A dynamic fault-tolerant scheduling for real-time tasks in multicore processors., and . Microprocess. Microsystems, 38 (1): 88-97 (2014)CLEAR: A Cross-Layer Soft Error Rate Reduction Method Based on Mitigating DETs in Nanoscale Combinational Logics., and . Microprocess. Microsystems, (September 2021)