( en | de | ru )

 

Disambiguation of "Muralimanohar, Naveen"

Author of the publication

copydeleteadd this publication to your clipboard
Enabling technologies for memory compression: Metadata, mapping, and prediction.

, , , , , and . ICCD, page 17-24. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naveen

Naveen Kumar

Naveen Sivadasan

Naveen Nagarajan

Naveen Verma

 

Other publications of authors with the same name

Design trade-offs for high density cross-point resistive memory., , , , and . ISLPED, page 209-214. ACM, (2012)Staged Reads: Mitigating the impact of DRAM writes on DRAM reads., , , , and . HPCA, page 41-52. IEEE Computer Society, (2012)CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory., , , , , and . DATE, page 33-38. IEEE, (2012)Understanding the trade-offs in multi-level cell ReRAM memory design., , , , and . DAC, page 108:1-108:6. ACM, (2013)Near-Memory Data Services., , , , , , , , , and 1 other author(s). IEEE Micro, 36 (1): 6-13 (2016)Interconnect design considerations for large NUCA caches., and . ISCA, page 369-380. ACM, (2007)Rethinking DRAM design and organization for energy-constrained multi-cores., , , , , and . ISCA, page 175-186. ACM, (2010)Improving memristor memory with sneak current sharing., , , and . ICCD, page 549-556. IEEE Computer Society, (2015)LOT-ECC: Localized and tiered reliability mechanisms for commodity memory systems., , , , and . ISCA, page 285-296. IEEE Computer Society, (2012)CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (7): 1254-1267 (2015)