Author of the publication

13.6 A 2.4GHz WLAN digital polar transmitter with synthesized digital-to-time converter in 14nm trigate/FinFET technology for IoT and wearable applications.

, , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 226-227. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Session 15 overview: Mm-Wave and THz techniques: RF subcommittee., and . ISSCC, page 250-251. IEEE, (2012)A 28.6dBm 65nm Class-E PA with Envelope Restoration by Pulse-Width and Pulse-Position Modulation., , , , , , and . ISSCC, page 566-567. IEEE, (2008)A 4-GS/s 4-bit Flash ADC in 0.18-µm CMOS., , and . IEEE J. Solid State Circuits, 42 (9): 1865-1872 (2007)A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS., , and . IEEE J. Solid State Circuits, 43 (7): 1542-1552 (2008)A Flip-Chip-Packaged 25.3 dBm Class-D Outphasing Power Amplifier in 32 nm CMOS for WLAN Application., , , , , and . IEEE J. Solid State Circuits, 46 (7): 1596-1605 (2011)MIMO techniques for high data rate radio communications., , and . CICC, page 141-148. IEEE, (2008)A 31.5dBm outphasing class-D power amplifier in 45nm CMOS with back-off efficiency enhancement by dynamic power control., , , , , , and . ESSCIRC, page 131-134. IEEE, (2011)A 2.4-GHz 20-40-MHz Channel WLAN Digital Outphasing Transmitter Utilizing a Delay-Based Wideband Phase Modulator in 32-nm CMOS., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 47 (12): 3184-3196 (2012)A Cellular Multiband DTC-Based Digital Polar Transmitter With -153-dBc/Hz Noise in 14-nm FinFET., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 55 (7): 1830-1841 (2020)A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS., , , , , , , , , and 5 other author(s). VLSIC, page 76-77. IEEE, (2012)