Author of the publication

Performance improvement of multi-processor systems cosimulation based on SW analysis.

, , and . DATE, page 749-753. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Lower-bits cache for low power STT-RAM caches., and . ISCAS, page 480-483. IEEE, (2012)Exploiting Early Partial Reconfiguration of Run-Time Reconfigurable FPGAs in Embedded Systems Design., , and . FPGA, page 247. ACM, (1999)Binary acceleration using coarse-grained reconfigurable architecture., , and . SIGARCH Comput. Archit. News, 38 (4): 33-39 (2010)ExtraV: Boosting Graph Processing Near Storage with a Coherent Accelerator., , , , , , , and . Proc. VLDB Endow., 10 (12): 1706-1717 (2017)Fast functional simulation: an incremental approach., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (7): 765-774 (1988)An Efficient and Accurate Stochastic Number Generator Using Even-Distribution Coding., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3056-3066 (2018)Optimal mapping of program overlays onto many-core platforms with limited memory capacity., , and . Des. Autom. Embed. Syst., 21 (3-4): 173-194 (2017)Power-conscious Scheduling for Real-time Embedded Systems Design., , and . VLSI Design, 12 (2): 139-150 (2001)Partial bus-invert coding for power optimization of application-specific systems., , and . IEEE Trans. Very Large Scale Integr. Syst., 9 (2): 377-383 (2001)Self-timed divider based on RSD number system., and . IEEE Trans. Very Large Scale Integr. Syst., 4 (2): 292-295 (1996)