( en | de | ru )

 

Disambiguation of "Lacroix, André"

Author of the publication

copydeleteadd this publication to your clipboard
21-Hydroxylase epitopes are targeted by CD8 T cells in autoimmune Addison's disease.

, , , , , , , and . J Autoimmun, 35 (4): 309--315 (December 2010)
DOI: 10.1016/j.jaut.2010.07.001

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vincent Lacroix

Emil Lacroix

Ophélie Lacroix

Arild Lacroix

Fabrice Lacroix

 

Other publications of authors with the same name

21-Hydroxylase epitopes are targeted by CD8 T cells in autoimmune Addison's disease., , , , , , , and . J Autoimmun, 35 (4): 309--315 (December 2010)Telemedicine Applications using International Standard-based Videoconferencing., , , , , , and . MedInfo, volume 84 of Studies in Health Technology and Informatics, page 1503. IOS Press, (2001)A 64Gb/s PAM-4 transceiver utilizing an adaptive threshold ADC in 16nm FinFET., , , , and . ISSCC, page 110-112. IEEE, (2018)A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver., , , , , , and . ISSCC, page 140-142. IEEE, (2021)A 60Gb/s PAM-4 ADC-DSP Transceiver in 7nm CMOS with SNR-Based Adaptive Power Scaling Achieving 6.9pJ/b at 32dB Loss., , , , , , , , , and 3 other author(s). ISSCC, page 114-116. IEEE, (2019)A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology., , and . ESSCIRC, page 532-535. IEEE, (2007)7.3 A 224Gb/s 3pJ/b 40dB Insertion Loss Transceiver in 3nm FinFET CMOS., , , , , , , , , and 12 other author(s). ISSCC, page 128-130. IEEE, (2024)A 4-GS/s Single Channel Reconfigurable Folding Flash ADC for Wireline Applications in 16-nm FinFET., , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (12): 1367-1371 (2017)A 64-Gb/s 4-PAM Transceiver Utilizing an Adaptive Threshold ADC in 16-nm FinFET., , , , and . IEEE J. Solid State Circuits, 54 (2): 452-462 (2019)A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver., , , , , , , and . IEEE J. Solid State Circuits, 57 (1): 32-43 (2022)