( en | de | ru )

 

Disambiguation of "Borkar, Shekhar"

Author of the publication

copydeleteadd this publication to your clipboard
A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (6): 646-649 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Milind Borkar

Shekhar Priyadarshi

Sumit Shekhar

Sachin Borkar

Amol Borkar

 

Other publications of authors with the same name

A 340 mV-to-0.9 V 20.2 Tb/s Source-Synchronous Hybrid Packet/Circuit-Switched 16 × 16 Network-on-Chip in 22 nm Tri-Gate CMOS., , , , , , , , , and . IEEE J. Solid State Circuits, 50 (1): 59-67 (2015)A 900 Mb/s bidirectional signaling scheme., , and . IEEE J. Solid State Circuits, 30 (12): 1538-1543 (December 1995)Guest Editorial., and . IEEE J. Solid State Circuits, 38 (5): 687 (2003)Design challenges of technology scaling.. IEEE Micro, 19 (4): 23-29 (1999)Analysis of dual-VT SRAM cells with full-swing single-ended bit line sensing for on-chip cache., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (2): 91-95 (2002)Tackling variability and reliability challenges.. IEEE Des. Test Comput., 23 (6): 520 (2006)Future of on-chip interconnection architectures., and . ISLPED, page 122. ACM, (2007)Extreme Energy Efficiency by Near Threshold Voltage Operation.. Near Threshold Computing, Springer, (2016)An 8.8GHz 198mW 16x64b 1R/1W variationtolerant register file in 65nm CMOS., , , , , and . ISSCC, page 1785-1797. IEEE, (2006)A 2.9Tb/s 8W 64-core circuit-switched network-on-chip in 45nm CMOS., , , , and . ESSCIRC, page 182-185. IEEE, (2008)