( en | de | ru )

 

Disambiguation of "Loh, Gabriel H."

Author of the publication

copydeleteadd this publication to your clipboard
HpMC: An Energy-aware Management System of Multi-level Memory Architectures.

, , , , , , and . MEMSYS, page 167-178. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gunnar Loh

Otto Loh

Wilhelm Loh

Dietrich Loh

Kohua Loh

 

Other publications of authors with the same name

Achieving Exascale Capabilities through Heterogeneous Computing., , , , , , , , , and . IEEE Micro, 35 (4): 26-36 (2015)Supporting Very Large DRAM Caches with Compound-Access Scheduling and MissMap., and . IEEE Micro, 32 (3): 70-78 (2012)Width-Partitioned Load Value Predictors.. J. Instruction-Level Parallelism, (2003)Exploiting Bias in the Hysteresis Bit of 2-bit Saturating Counters in Branch Predictors., , and . J. Instruction-Level Parallelism, (2003)Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors., and . DAC, page 622-625. IEEE, (2007)There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes., , , , , and . ISCA, page 678-690. ACM, (2017)Energy-efficient GPU design with reconfigurable in-package graphics memory., , , and . ISLPED, page 403-408. ACM, (2012)PEEP: Exploiting predictability of memory dependences in SMT processors., , and . HPCA, page 137-148. IEEE Computer Society, (2008)Interconnect-Memory Challenges for Multi-chip, Silicon Interposer Systems., , , and . MEMSYS, page 3-10. ACM, (2015)A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches., , , and . IEEE Micro, 34 (3): 80-90 (2014)