( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
Circuit lines for guiding the generation of random test sequences for synchronous sequential circuits.

, and . ASP-DAC, page 641-646. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Other publications of authors with the same name

Storage Based Built-In Test Pattern Generation Method for Close-to-Functional Broadside Tests.. IOLTS, page 1-4. IEEE, (2020)Don't Care Identification and Statistical Encoding for Test Data Compression., , , , and . IEICE Trans. Inf. Syst., 87-D (3): 544-550 (2004)Test Sequences with Reduced and Increased Switching Activity., and . J. Low Power Electron., 6 (2): 350-358 (2010)Design and Synthesis for Testability of Synchronous Sequential Circuits Based on Strong-Connectivity., and . FTCS, page 492-501. IEEE Computer Society, (1993)A bridging fault model for line coverage in the presence of undetected transition faults.. DATE, page 938-941. IEEE, (2017)A scalable method for the generation of small test sets., , , and . DATE, page 1136-1141. IEEE, (2009)Selecting Functional Test Sequences for Defect Diagnosis.. IEEE Trans. Very Large Scale Integr. Syst., 26 (10): 2160-2164 (2018)Improving the stuck-at fault coverage of functional test sequences by using limited-scan operations., and . IEEE Trans. Very Large Scale Integr. Syst., 12 (7): 780-788 (2004)Switching Activity as a Test Compaction Heuristic for Transition Faults., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (9): 1357-1361 (2010)Padding of Multicycle Broadside and Skewed-Load Tests.. IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2587-2595 (2019)