Author of the publication

A 31.5dBm outphasing class-D power amplifier in 45nm CMOS with back-off efficiency enhancement by dynamic power control.

, , , , , , and . ESSCIRC, page 131-134. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Wi-Fi RF energy harvesting for battery-free wearable radio platforms., , , , and . IEEE RFID, page 47-54. IEEE, (2015)A Compact Transformer-Combined Polar/Quadrature Reconfigurable Digital Power Amplifier in 28-nm Logic LP CMOS., , , , , , , and . IEEE J. Solid State Circuits, 54 (3): 709-719 (2019)24.5 A 15b Quadrature Digital Power Amplifier with Transformer-Based Complex-Domain Power-Efficiency Enhancement., , , , , , and . ISSCC, page 370-372. IEEE, (2020)2D FE Quad Mesh Smoothing via Angle-Based Optimization., and . International Conference on Computational Science (1), volume 3514 of Lecture Notes in Computer Science, page 9-16. Springer, (2005)A Fully-Integrated Wideband Digital Polar Transmitter With 11-bit Digital-to-Phase Converter in 40nm CMOS., , , , , and . IEEE J. Solid State Circuits, 58 (2): 462-473 (February 2023)Fall Detection System Based on Point Cloud Enhancement Model for 24 GHz FMCW Radar., , , , , and . Sensors, 24 (2): 648 (January 2024)A Fully Differential Ultra-Compact and High Isolation Transformer-Based Wilkinson Power Divider., , , , , and . ICTA, page 27-28. IEEE, (2020)A Compact 144% Fractional Bandwidth CMOS Power Amplifier With an Optimization of Synthesized High-Order Matching Network., , , , , and . ASICON, page 1-4. IEEE, (2023)4.4 A Highly-Integrated 6-Phase Cell-Reused Digital Transmitter Using 1/3 Duty-Cycle LO Signals for Harmonic Rejection., , , , , , and . ISSCC, page 82-84. IEEE, (2024)13.6 A 2.4GHz WLAN digital polar transmitter with synthesized digital-to-time converter in 14nm trigate/FinFET technology for IoT and wearable applications., , , , , , , , , and 12 other author(s). ISSCC, page 226-227. IEEE, (2017)