( en | de | ru )

 

Disambiguation of "Hanyu, Takahiro"

Author of the publication

copydeleteadd this publication to your clipboard
Multiple-Valued Logic-in-Memory VLSI Based on Ferroelectric Capacitor Storage and Charge Addition.

, , and . ISMVL, page 161-167. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takahiro Kato

Hanyu Ye

Takahiro Moriyama

Takahiro Nishiyama

Takahiro Kirihara

 

Other publications of authors with the same name

Highly reliable single-ended current-mode circuit for an inter-chip asynchronous communication link., , , and . APCCAS, page 683-686. IEEE, (2014)Adjacent-State monitoring based fine-grained power-gating scheme for a low-power asynchronous pipelined system., , , and . ISCAS, page 2067-2070. IEEE, (2011)VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing., , , , and . CoRR, (2015)High-Precision Stochastic State-Space Digital Filters Based on Minimum Roundoff Noise Structure., , , , and . ISCAS, page 1-5. IEEE, (2018)Design of an MTJ-Based Nonvolatile LUT Circuit with a Data-Update Minimized Shift Operation for an Ultra-Low-Power FPGA: (Abstract Only)., and . FPGA, page 291. ACM, (2018)An Accuracy/Energy-Flexible Configurable Gabor-Filter Chip Based on Stochastic Computation With Dynamic Voltage-Frequency-Length Scaling., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 444-453 (2018)Transient Characteristic of Fabricated Magnetic Tunnel Junction (MTJ) Programmed with CMOS Circuit., , , , , , , , and . IEICE Trans. Electron., 93-C (5): 602-607 (2010)Evaluation of Soft-Delay-Error Effects in Content-Addressable Memory., , , , and . J. Multiple Valued Log. Soft Comput., 26 (1-2): 125-140 (2016)A Generalized Stochastic Implementation of the Disparity Energy Model for Depth Perception., , , , , and . J. Signal Process. Syst., 90 (5): 709-725 (2018)Design of an 8-nsec 72-bit-Parallel-Search Content-Addressable Memory Using a Phase-Change Device., and . IEICE Trans. Electron., 94-C (8): 1302-1310 (2011)