Author of the publication

Power estimation methods for sequential logic circuits.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 3 (3): 404-416 (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A scalable digital twin for vertical farming., , , , and . J. Ambient Intell. Humaniz. Comput., 14 (10): 13981-13996 (October 2023)A highly parallel algorithm for computing the action of a matrix exponential on a vector based on a multilevel Monte Carlo method., , and . Comput. Math. Appl., 79 (12): 3495-3515 (2020)Power Estimation Under User-Specified Input Sequences and Programs., and . Integr. Comput. Aided Eng., 5 (2): 177-185 (1998)Sequential logic optimization for low power using input-disabling precomputation architectures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (3): 279-284 (1998)Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (6): 1013-1026 (2008)A novel method for the approximation of multiplierless constant matrix vector multiplication., , and . EURASIP J. Embed. Syst., (2016)Techniques for power estimation and optimization at the logic level: A survey., and . J. VLSI Signal Process., 13 (2-3): 259-276 (1996)Parallelization Strategies for the Randomized Kaczmarz Algorithm on Large-Scale Dense Systems., , and . CoRR, (2024)Optimally Solving the MCM Problem Using Pseudo-Boolean Satisfiability, , , and . CoRR, (2010)Low Power Multiple-Value Voltage-Mode Look-Up Table for Quaternary Field Programmable Gate Arrays., , , and . J. Low Power Electron., 7 (2): 294-301 (2011)