( en | de | ru )

 

Disambiguation of "Hsueh, Fu-Lung"

Author of the publication

copydeleteadd this publication to your clipboard
A fully integrated 28nm Bluetooth Low-Energy transmitter with 36% system efficiency at 3dBm.

, , , , , , , , , and . ESSCIRC, page 356-359. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ching-Wen Hsueh

Yi-Ching Hsueh

Leo Fong-Ziang Hsueh

Chih-Jen Hsueh

Tai Cheng Hsueh

 

Other publications of authors with the same name

A 0.66e-rms temporal-readout-noise 3D-stacked CMOS image sensor with conditional correlated multiple sampling (CCMS) technique., , , , and . VLSIC, page 84-. IEEE, (2015)A V-band divide-by-three differential direct injection-locked frequency divider in 65-nm CMOS., , , , , , , , , and . CICC, page 1-4. IEEE, (2010)Session 11 overview: Emerging memory and wireless technology., and . ISSCC, page 190-191. IEEE, (2013)A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing., , , , , and . ISSCC, page 414-415. IEEE, (2013)A Low-Cost Triple-Channel 10-bit 250MHz DAC IP in 65nm CMOS Process., , , , and . ISCAS, page 3594-3597. IEEE, (2007)Session 17 overview: Diagnostic and therapeutic technologies for health: Technology directions subcommittee., and . ISSCC, page 290-291. IEEE, (2012)A practice of ESL verification methodology from SystemC to FPGA: using EPC class-1 generation-2 RFID tag design as an example., , , , and . ASP-DAC, page 821-824. IEEE, (2010)14.9 Sub-sampling all-digital fractional-N frequency synthesizer with -111dBc/Hz in-band phase noise and an FOM of -242dB., , , , , , , , , and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)6.8 A 1.5V 33Mpixel 3D-stacked CMOS image sensor with negative substrate bias., , , , , , and . ISSCC, page 124-125. IEEE, (2016)A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS., , , , , , , and . VLSIC, page 1-2. IEEE, (2014)