Author of the publication

New distributed arithmetic algorithm for low-power FIR filter implementation.

, , , and . IEEE Signal Process. Lett., 11 (5): 463-466 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 0.8-µW switched-capacitor sigma-delta modulator using a class-C inverter., , and . ISCAS (1), page 1152-1155. IEEE, (2004)An adaptation method for FIR pre-emphasis filter on backplane channel., and . ISCAS, IEEE, (2006)A second screen web service framework based on multimedia package distribution., , and . ICCE, page 42-45. IEEE, (2015)A 2 mW, 50 dB DR, 10 MHz BW 5 × Interleaved Bandpass Delta-Sigma Modulator at 50 MHz IF., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (1): 80-89 (2015)Code-width testing-based compact ADC BIST circuit., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (11): 603-606 (2004)A time-interleaved recursive loop band-pass delta-sigma modulator for a digital IF CDMA receiver., , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (7): 389-393 (2005)Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator., and . IEEE J. Solid State Circuits, 44 (2): 458-472 (2009)A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel Delta Sigma ADC Architecture., , , , , , , , and . IEEE J. Solid State Circuits, 46 (1): 236-247 (2011)A Low Power Dual-Mode Sigma-Delta Modulator for GSM/WCDMA Receivers., , and . ICECS, page 1151-1154. IEEE, (2007)An Acceleration Processor for Data Intensive Scientific Computing., , , , and . IEICE Trans. Inf. Syst., 87-D (7): 1766-1773 (2004)