Author of the publication

Joint logic restructuring and pin reordering against NBTI-induced performance degradation.

, and . DATE, page 75-80. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Challenges and Promising Results in NoC Prototyping Using FPGAs., , , , , , and . IEEE Micro, 27 (5): 86-95 (2007)MARS-S: Modeling and Reduction of Soft Errors in Sequential Circuits., and . ISQED, page 893-898. IEEE Computer Society, (2007)A systematic approach to modeling and analysis of transient faults in logic circuits., and . ISQED, page 408-413. IEEE Computer Society, (2009)Variation-adaptive feedback control for networks-on-chip with multiple clock domains., , and . DAC, page 614-619. ACM, (2008)A learning-based autoregressive model for fast transient thermal analysis of chip-multiprocessors., , , and . ASP-DAC, page 597-602. IEEE, (2012)A comprehensive and accurate latency model for Network-on-Chip performance analysis., , , , , and . ASP-DAC, page 323-328. IEEE, (2014)Clock skew scheduling for soft-error-tolerant sequential circuits., and . DATE, page 717-722. IEEE Computer Society, (2010)Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors., , , and . DATE, page 39-44. EDA Consortium San Jose, CA, USA / ACM DL, (2013)An 0.9 × 1.2", low power, energy-harvesting system with custom multi-channel communication interface., and . DATE, page 15-20. EDA Consortium, San Jose, CA, USA, (2007)Variation-aware dynamic voltage/frequency scaling., and . HPCA, page 301-312. IEEE Computer Society, (2009)