( en | de | ru )

 

Disambiguation of "Guan, Xiaokang"

Author of the publication

copydeleteadd this publication to your clipboard
Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification.

, , , , , , and . ASP-DAC, page 710-712. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Xiaokang Ouyang

Xin Guan

Shaohua Guan

Kyle Guan

Jing Guan

 

Other publications of authors with the same name

ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (10): 1421-1428 (2004)Bonding-pad-oriented on-chip ESD protection structures for ICs., , , , , , and . ISCAS (1), page 741-744. IEEE, (2003)Designing a C-STEAM Course for Enhancing Children's Positive Psychological Characters and Learning Performance: A Two-Stage Experiment: This study examines the effects of positive psychology education in cultural learning., and . ICETC, page 302-308. ACM, (2021)A 3V 110µW 3.1 ppm/°C curvature-compensated CMOS bandgap reference., , , , , , and . ISCAS, IEEE, (2006)A mixed-mode ESD protection circuit simulation-design methodology., , , , , , , and . IEEE J. Solid State Circuits, 38 (6): 995-1006 (2003)ESD-Protected Power Amplifier Design in CMOS for Highly Reliable RF ICs., , , , , , , , , and . IEEE Trans. Ind. Electron., 58 (7): 2736-2743 (2011)A 5 GHz sub-harmonic direct down-conversion mixer for dual-band system in 0.35µm SiGe BiCMOS., , , , , and . ISCAS (5), page 4807-4810. IEEE, (2005)A 3V 110µW 3.1 ppm/°C curvature-compensated CMOS bandgap reference., , , , , and . ISCAS, IEEE, (2006)ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (10): 1362-1370 (2003)Concept and extraction method of ESD-critical parameters for function-based layout-level ESD protection circuit design verification., , , , , , and . ASP-DAC, page 710-712. IEEE Computer Society, (2004)