( en | de | ru )

 

Disambiguation of "Llopis, Rafael Peset"

Author of the publication

copydeleteadd this publication to your clipboard
Segment-based motion estimation using a block-based engine.

, , , , and . EUSIPCO, page 1-4. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ana Llopis Cardona

Rafael Plonka

Impact of the interface on the paraelectric-to-ferroelectric phase transition in epitaxial BaSrTiO_tn3 thin film capacitors. TU Aachen, (2007)

Rafael Capurro

Rafael Valdueza

Rafael Reinhardt

 

Other publications of authors with the same name

A low-cost and low-power multi-standard video encoder., , , , , and . CODES+ISSS, page 97-102. ACM, (2003)Exact path sensitization in timing analysis.. EURO-DAC, page 380-385. IEEE Computer Society, (1994)The petrol approach to high-level power estimation., and . ISLPED, page 130-132. ACM, (1998)A fast and accurate characterization method for full-CMOS circuits., and . EURO-DAC, page 410-415. IEEE Computer Society Press, (1992)A Combined Pairing and Chaining Algorithm for CMOS Layout Generation., , , and . ED&TC, page 609. IEEE Computer Society, (1996)Segment-based motion estimation using a block-based engine., , , , and . EUSIPCO, page 1-4. IEEE, (2005)A performance analysis tool for performance-driven micro-cell generation., , , and . EURO-DAC, page 576-580. EEE Computer Society, (1991)C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems., , , , , , , and . Des. Autom. Embed. Syst., 7 (3): 233-270 (2002)Low-Cost Super-Resolution Algorithms Implementation Over a HW/SW Video Compression Platform., , , , , , and . EURASIP J. Adv. Signal Process., (2006)RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for the Validation of SoC VLSI Designs., , , , and . IEEE International Workshop on Rapid System Prototyping, page 159-165. IEEE Computer Society, (2002)