Author of the publication

A Single-Chip 64-Channel Ultrasound RX-Beamformer Including Analog Front-End and an LUT for Non-Uniform ADC-Sample-Clock Generation.

, , , , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 11 (1): 87-97 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Time-Based Receiver With 2-Tap Decision Feedback Equalizer for Single-Ended Mobile DRAM Interface., , , , , , , , and . IEEE J. Solid State Circuits, 53 (1): 144-154 (2018)An Analog-Digital Hybrid RX Beamformer Chip With Non-Uniform Sampling for Ultrasound Medical Imaging With 2D CMUT Array., , , , , , , , , and 3 other author(s). IEEE Trans. Biomed. Circuits Syst., 8 (6): 799-809 (2014)A Single-Chip 64-Channel Ultrasound RX-Beamformer Including Analog Front-End and an LUT for Non-Uniform ADC-Sample-Clock Generation., , , , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 11 (1): 87-97 (2017)A Duo-Binary Transceiver With Time-Based Receiver and Voltage-Mode Time-Interleaved Mixing Transmitter for DRAM Interface., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (7): 2409-2413 (2021)23.7 A time-based receiver with 2-tap DFE for a 12Gb/s/pin single-ended transceiver of mobile DRAM interface in 0.8V 65nm CMOS., , , , , , , , and . ISSCC, page 400-401. IEEE, (2017)24.8 An analog-digital-hybrid single-chip RX beamformer with non-uniform sampling for 2D-CMUT ultrasound imaging to achieve wide dynamic range of delay and small chip area., , , , , , , , , and 4 other author(s). ISSCC, page 426-427. IEEE, (2014)A Single-Chip 32-Channel Analog Beamformer With 4-ns Delay Resolution and 768-ns Maximum Delay Range for Ultrasound Medical Imaging With a Linear Array Transducer., , , , , , and . IEEE Trans. Biomed. Circuits Syst., 9 (1): 138-151 (2015)A low-EMI four-bit four-wire single-ended DRAM interface by using a three-level balanced coding scheme., , , , , , , , , and 2 other author(s). VLSI Circuits, page 1-2. IEEE, (2016)