( en | de | ru )

 

Disambiguation of "Matsuoka, Yasunobu"

Author of the publication

copydeleteadd this publication to your clipboard
A 50-Gb/s Optical Transmitter Based on a 25-Gb/s-Class DFB-LD and a 0.18-µm SiGe BiCMOS LD Driver.

, , , , , , and . IEICE Trans. Electron., 99-C (9): 1039-1047 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yoky Matsuoka

 

Other publications of authors with the same name

A 35-GHz, 0.8-A/W and 26-µm Misalignment Tolerance Microlens-Integrated p-i-n Photodiodes., , , , , , , , , and 2 other author(s). IEICE Trans. Electron., 94-C (1): 116-119 (2011)25 Gb/s 150-m Multi-Mode Fiber Transmission Using a CMOS-Driven 1.3-µm Lens-Integrated Surface-Emitting Laser., , , , , , , , , and 4 other author(s). IEICE Trans. Electron., 96-C (4): 615-617 (2013)An electrical and optical concurrent design methodology for enlarging jitter margin of 25.8-Gb/s optical interconnects., , , , and . CICC, page 1-4. IEEE, (2015)Wide-temperature-range 103.2 (25.8 × 4)-Gb/s optical link for data-center Interconnects using a 1.3-µm lens-integrated surface-emitting laser array., , , , , , and . OFC, page 1-3. IEEE, (2015)A 50-Gb/s High-Sensitivity (-9.2 dBm) Low-Power (7.9 pJ/bit) Optical Receiver Based on 0.18-µm SiGe BiCMOS Technology., , , , , , and . IEEE J. Solid State Circuits, 53 (5): 1518-1538 (2018)A jitter-reduction packaging structure for a 56-Gb/s NRZ modulated optical receiver., , , , , , and . OFC, page 1-3. IEEE, (2016)A 50-Gb/s Optical Transmitter Based on a 25-Gb/s-Class DFB-LD and a 0.18-µm SiGe BiCMOS LD Driver., , , , , , and . IEICE Trans. Electron., 99-C (9): 1039-1047 (2016)A 25 Gb/s 65-nm CMOS Low-Power Laser Diode Driver With Mutually Coupled Peaking Inductors for Optical Interconnects., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (9): 2061-2068 (2011)Compact and power-efficient 100-Gbps CMOS-based transceiver., , , , , , , , , and 6 other author(s). OFC/NFOEC, page 1-3. IEEE, (2013)A 4× 25-to-28Gb/s 4.9mW/Gb/s -9.7dBm high-sensitivity optical receiver based on 65nm CMOS for board-to-board interconnects., , , , , and . ISSCC, page 118-119. IEEE, (2013)