( en | de | ru )

 

Disambiguation of "Liu, Renzhi"

Author of the publication

copydeleteadd this publication to your clipboard
Extended statistical element selection: a calibration method for high resolution in analog/RF designs.

, , and . DAC, page 104:1-104:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Renzhi Qiu

Liu Liu

Liu Liu

Liu Liu

Lu Liu

 

Other publications of authors with the same name

Digital Calibration Method for High Resolution in Analog/RF Designs.. CoRR, (2016)An 802.11ba-Based Wake-Up Radio Receiver With Wi-Fi Transceiver Integration., , , , , , , , , and . IEEE J. Solid State Circuits, 55 (5): 1151-1164 (2020)Low-Overhead Self-Healing Methodology for Current Matching in Current-Steering DAC., and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (7): 651-655 (2015)Data-Driven Event-Triggered Control for Nonlinear Multi-Agent Systems With Uniform Quantization., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (2): 712-716 (February 2024)A wideband RF receiver with >80 dB harmonic rejection ratio., , and . CICC, page 1-4. IEEE, (2014)Evaluating the benefits of relaxed BEOL pitch for deeply scaled ICs., , , and . ISQED, page 180-185. IEEE, (2017)A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference., , , , , , , and . VLSI Technology and Circuits, page 36-37. IEEE, (2022)Extended statistical element selection: a calibration method for high resolution in analog/RF designs., , and . DAC, page 104:1-104:6. ACM, (2016)A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference., , , , , and . IEEE J. Solid State Circuits, 58 (4): 1037-1050 (2023)An Energy-Efficient Bayesian Neural Network Accelerator With CiM and a Time-Interleaved Hadamard Digital GRNG Using 22-nm FinFET., , , , and . IEEE J. Solid State Circuits, 58 (10): 2826-2838 (October 2023)