( en | de | ru )

 

Disambiguation of "Hollstein, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems.

, , and . DATE, page 1777-1782. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Thomas Hollstein

Thomas Hollstein

Thomas Hollstein

Thomas Hollstein

Thomas Hollstein

 

Other publications of authors with the same name

A modular 6LoWPAN-based wireless sensor body area network for health-monitoring applications., , , , , , , , , and . APSIPA, page 1-4. IEEE, (2014)Reconfigurable platforms for ubiquitous computing., , , , , , , and . Conf. Computing Frontiers, page 377-389. ACM, (2004)Motivation-driven learning processes at the example of embedded systems., , and . EWME, page 3-6. IEEE, (2014)Advanced hardware/software co-design on reconfigurable network-on-chip based hyper-platforms., and . Comput. Electr. Eng., 33 (4): 310-319 (2007)Runtime Contention and Bandwidth-Aware Adaptive Routing Selection Strategies for Networks-on-Chip., , and . IEEE Trans. Parallel Distributed Syst., 24 (7): 1411-1421 (2013)Erratum to Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method Microprocessors and Microsystems (2012) 449-461., , and . Microprocess. Microsystems, 36 (6): 527 (2012)RFID-Studie 2007: Technologieintegrierte Datensicherheit bei RFID-Systemen, , and . Bericht, Technologie-Zentrum Informatik (TZI) der Universität Bremen, Fachgebiet Mikroelektronische Systeme (MES) der Technischen Universität Darmstadt, Fraunhofer-Institut für Sichere Informationstechnologie (SIT), Bremen, Darmstadt, (April 2007)Buffer-Architecture Exploration for Routers in a Hierarchical Network-on-Chip., , , and . IPDPS, IEEE Computer Society, (2005)Rapid Prototyping of an Integrated Testing and Debugging Unit., , , and . IEEE International Workshop on Rapid System Prototyping, page 187-192. IEEE Computer Society, (2004)Hardware Based Rapid Prototyping., , and . Wiley Encyclopedia of Computer Science and Engineering, John Wiley & Sons, Inc., (2008)